



Try the **new** Portal design

Give us your opinion after using it.

Search Results

Search Results for: **[Ternary and simulation]**
Found **58** of **124,098** searched.

Search within Results



[> Advanced Search](#)

[> Search Help/Tips](#)

Sort by: **Title** **Publication** **Publication Date** **Score**  **Binder**


Results 1 - 20 of 58 short listing


 **Prev**
Page


1 2 3


 **Next**
Page


- 1** A unified framework for race analysis of asynchronous networks 92%

 J. A. Brzozowski , C.-J. Seger
Journal of the ACM (JACM) January 1989
Volume 36 Issue 1
A unified framework is developed for the study of asynchronous circuits of both gate and MOS type. A basic network model consisting of a directed graph and a set of vertex excitation functions is introduced. A race analysis model, using three values (0, 1, and x), is developed for studying state transitions in the network. It is shown that the results obtained using this model are equivalent to those using ternary simulation. It is also proved that the set of state variables can be reduced ...
- 2** Mapping switch-level simulation onto gate-level hardware accelerators 85%

 Alok Jain , Randal E. Bryant
Proceedings of the 28th conference on ACM/IEEE design automation conference June 1991
- 3** Transistor level test generation for MOS circuits 84%

 Madhukar K. Reddy , Sudhakar M. Reddy , Prathima Agrawal
Proceedings of the 22nd ACM/IEEE conference on Design automation June 1985
Due to inaccuracies in gate level models of VLSI digital circuits, current practice is to use transistor level simulators to analyze VLSI digital circuits. The inaccuracies of gate level models are even more severe when faults in digital circuits are considered. For this reason, recently several researchers have proposed the use of test pattern generation from digital circuits described at the transistor level. In this paper an efficient test pattern generation procedure for digital circuit ...
- 4** Analysis of cyclic combinational circuits 84%

 Sharad Malik
Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
November 1993
- 5** Formal hardware verification by symbolic ternary trajectory evaluation 84%

 Randal E. Bryant , Derek L. Beatty , Carl-Johan H. Seger
Proceedings of the 28th conference on ACM/IEEE design automation conference June 1991
- 6** Some algebraic and combinatorial aspects of Multiple-valued circuits 83%

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out


Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library
-  Print Format

Your search matched **15** of **989552** documents.

A maximum of **15** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.

control <and> flow <and> simulation <and> graph <and>

Search Again

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

1 **Stability analysis and stabilizing control synthesis via Lyapunov's second method directly on bond graphs of nonlinear systems**

Junco, S.;

Industrial Electronics, Control, and Instrumentation, 1993. Proceedings of the IECON '93., International Conference on , 15-19 Nov. 1993

Page(s): 2065 -2069 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(324 KB\)\]](#) **IEEE CNF**

2 **Design, simulation, and validation of a bond graph model and controller to switch between pump and motor operation using four on/off valves with a hydraulic axial piston pump/motor**

Lumkes, J.H., Jr.; Fronczak, F.J.;

American Control Conference, 2000. Proceedings of the 2000 , Volume: 5 , 28-30 June 2000

Page(s): 3605 -3609 vol.5

[\[Abstract\]](#) [\[PDF Full-Text \(404 KB\)\]](#) **IEEE CNF**

3 **PCC: a modeling technique for mixed control/data flow systems**

Grotker, T.; Schoenen, R.; Meyr, H.;

European Design and Test Conference, 1997. ED&TC 97. Proceedings , 17-20 March 1997

Page(s): 482 -486

[\[Abstract\]](#) [\[PDF Full-Text \(552 KB\)\]](#) **IEEE CNF**

4 **Expansionist/context-sensitive methodology: engineering of complex adaptive systems**

Clymer, J.R.;

Aerospace and Electronic Systems, IEEE Transactions on , Volume: 33 Issue: 2 , April 1997



Welcome
United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

» Search Results

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
 - ☐ Establish IEEE Web Account
 - ☐ Access the IEEE Member Digital Library
- Print Format

Your search matched **8** of **989552** documents.

Results are shown **15** to a page, sorted by **publication year** in **descending** order.

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

1 Usage-based characterization of complex functional blocks for reuse in behavioral synthesis

Nong Fan; Chaiyakul, V.; Gajski, D.D.;

Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific , 25-28 Jan. 2000

Page(s): 43 -48

[\[Abstract\]](#) [\[PDF Full-Text \(524 KB\)\]](#) **IEEE CNF**

2 Essential issues for IP reuse

Gajski, D.D.; Wu, A.C.-H.; Chaiyakul, V.; Mori, S.; Nukiyama, T.; Bricaud, P.;

Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific , 25-28 Jan. 2000

Page(s): 37 -42

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) **IEEE CNF**

3 Clock-driven performance optimization in interactive behavioral synthesis

Hsiao-Ping Juan; Gajski, D.D.; Chaiyakul, V.;

Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Conference on , 10-14 Nov. 1996

Page(s): 154 -157

[\[Abstract\]](#) [\[PDF Full-Text \(404 KB\)\]](#) **IEEE CNF**

4 Condition Graphs For High-quality Behavioral Synthesis

Hsiao-ping Juan; Chaiyakul, V.; Gajski, D.D.;

Computer-Aided Design, 1994., IEEE/ACM International Conference on , November 6-10, 1994

Page(s): 170 -174

[\[Abstract\]](#) [\[PDF Full-Text \(420 KB\)\]](#) **IEEE CNF**

5 An algorithm for array variable clustering

Ramachandran, L.; Gajski, D.D.; Chaiyakul, V.;

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings. , 28 Feb.-3 March 1994

Page(s): 262 -266

[\[Abstract\]](#) [\[PDF Full-Text \(412 KB\)\]](#) **IEEE CNF**

6 Accurate layout area and delay modeling for system level design

Ramachandran, C.; Kurdahi, F.J.; Gajski, D.D.; Wu, A.C.-H.; Chaiyakul, V.;

Computer-Aided Design, 1992. ICCAD-92. Digest of Technical Papers., 1992 IEEE/ACM International Conference on , 8-12 Nov. 1992

Page(s): 355 -361

[\[Abstract\]](#) [\[PDF Full-Text \(556 KB\)\]](#) **IEEE CNF**

7 Timing models for high-level synthesis

Chaiyakul, V.; Wu, A.C.-H.; Gajski, D.D.;

Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10 Sept. 1992

Page(s): 60 -65

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) **IEEE CNF**

8 Layout-area models for high-level synthesis

Wu, A.C.-H.; Chaiyakul, V.; Gajski, D.D.;

Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on , 11-14 Nov. 1991

Page(s): 34 -37

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) **IEEE CNF**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out


Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
 - ☐ Establish IEEE Web Account
 - ☐ Access the IEEE Member Digital Library
-  Print Format

Your search matched **22** of **989552** documents.

A maximum of **22** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.

assignment <and> decision <and> diagram

Search Again

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams

Ghosh, I.; Fujita, M.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 20 Issue: 3 , March 2001

Page(s): 402 -415

[\[Abstract\]](#) [\[PDF Full-Text \(244 KB\)\]](#) **IEEE JNL**

2 A new algorithm for the binate covering problem and its application to the minimization of Boolean relations

Jeong, S.-W.; Somenzi, F.;

Computer-Aided Design, 1992. ICCAD-92. Digest of Technical Papers., 1992 IEEE/ACM International Conference on , 8-12 Nov. 1992

Page(s): 417 -420

[\[Abstract\]](#) [\[PDF Full-Text \(332 KB\)\]](#) **IEEE CNF**

3 Exact dichotomy-based constrained encoding

Coudert, O.; Shi, C.-J.R.;

Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on , 7-9 Oct. 1996

Page(s): 426 -431

[\[Abstract\]](#) [\[PDF Full-Text \(588 KB\)\]](#) **IEEE CNF**

4 Expressing and implementing operational profiles for reactive software validation

du Bousquet, L.; Ouabdesselam, F.; Richier, J.-L.;

Software Reliability Engineering, 1998. Proceedings. The Ninth International Symposium on , 4-7 Nov. 1998

Page(s): 222 -230

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **15** of **989552** documents.

A maximum of **15** results are displayed, **25** to a page, sorted by **Relevance** in **descending** order.
 You may refine your search by editing the current search expression or entering a new one the text box.
 Then click **Search Again**.

condition <and> node <and> state <and> behavioral

[Search Again](#)**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 An analytical model for adaptive routing networks***Ash, G.R.; Huang, B.D.;*

Communications, IEEE Transactions on , Volume: 41 Issue: 11 , Nov. 1993

Page(s): 1748 -1759

[\[Abstract\]](#) [\[PDF Full-Text \(1024 KB\)\]](#) **IEEE JNL****2 Multi-sensor guided behaviors in whole body tendon-driven humanoid Kenta***Yoshikai, T.; Yoshida, S.; Mizuuchi, I.; Sato, D.; Inaba, M.; Inoue, H.;*

Multisensor Fusion and Integration for Intelligent Systems, MFI2003. Proceedings of IEEE International Conference on , 30 July-1 Aug. 2003

Page(s): 9 -14

[\[Abstract\]](#) [\[PDF Full-Text \(1081 KB\)\]](#) **IEEE CNF****3 End-to-end delay analysis for real-time networks***Shu-NGai Yeung; Lehoczky, J.;*

Real-Time Systems Symposium, 2001. (RTSS 2001). Proceedings. 22nd IEEE , 3-6 Dec. 2001

Page(s): 299 -309

[\[Abstract\]](#) [\[PDF Full-Text \(1016 KB\)\]](#) **IEEE CNF****4 Distributed learning algorithms for data network routing problem: models, convergence analysis and optimality***Vasilakos, A.V.;*

Electrotechnics, 1988. Conference Proceedings on Area Communication, EUROCON 88., 8th European Conference on , 13-17 June 1988

Page(s): 218 -221

5 Persistence of saddle-node bifurcations for general nonlinear systems under unmodeled dynamics and applications

Chiang, H.-D.; Fekih-Ahmed, L.;

Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on , 3-6 May 1993

Page(s): 2656 -2659 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(300 KB\)\]](#) [IEEE CNF](#)

6 Analysis of adaptive rate-based congestion control for high-speed wide-area networks

Elwalid, A.I.;

Communications, 1995. ICC 95 Seattle, Gateway to Globalization, 1995 IEEE International Conference on , Volume: 3 , 18-22 June 1995

Page(s): 1948 -1953 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) [IEEE CNF](#)

7 A partial order approach to branching time logic model checking

Gerth, R.; Kuiper, R.; Peled, D.; Penczek, W.;

Theory of Computing and Systems, 1995. Proceedings., Third Israel Symposium on the , 4-6 Jan. 1995

Page(s): 130 -139

[\[Abstract\]](#) [\[PDF Full-Text \(772 KB\)\]](#) [IEEE CNF](#)

8 Real-time queueing network theory

Lehoczky, J.P.;

Real-Time Systems Symposium, 1997. Proceedings., The 18th IEEE , 2-5 Dec. 1997

Page(s): 58 -67

[\[Abstract\]](#) [\[PDF Full-Text \(884 KB\)\]](#) [IEEE CNF](#)

9 A simple model for reliable query reporting in sensor networks

Kannan, R.; Sarangi, S.; Iyengar, S.S.;

Information Fusion, 2002. Proceedings of the Fifth International Conference on , Volume: 2 , 8-11 July 2002

Page(s): 1070 -1075 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(485 KB\)\]](#) [IEEE CNF](#)

10 Geometric critical point analysis of lossless power system models

Baillieul, J.; Byrnes, C.;

Circuits and Systems, IEEE Transactions on , Volume: 29 Issue: 11 , Nov 1982

[\[Abstract\]](#) [\[PDF Full-Text \(1680 KB\)\]](#) **IEEE JNL**

11 Discrete-Time Priority Queues with Partial Interference

Sidi, M.;

Selected Areas in Communications, IEEE Journal on , Volume: 5 Issue: 6 , Jul 1987

Page(s): 1041 -1050

[\[Abstract\]](#) [\[PDF Full-Text \(856 KB\)\]](#) **IEEE JNL**

12 A distributed probabilistic system for adaptive regulation of image processing parameters

Morino, V.; Foresti, G.L.; Regazzoni, C.S.;

Systems, Man and Cybernetics, Part B, IEEE Transactions on , Volume: 26 Issue: 1 , Feb. 1996

Page(s): 1 -20

[\[Abstract\]](#) [\[PDF Full-Text \(2972 KB\)\]](#) **IEEE JNL**

13 Determining the optimal configuration for the zone routing protocol

Pearlman, M.R.; Haas, Z.J.;

Selected Areas in Communications, IEEE Journal on , Volume: 17 Issue: 8 , Aug. 1999

Page(s): 1395 -1414

[\[Abstract\]](#) [\[PDF Full-Text \(412 KB\)\]](#) **IEEE JNL**

14 Compact thermal models of packages used in conduction cooled applications

Aranyosi, A.; Ortega, A.; Griffin, R.A.; West, S.; Edwards, D.R.;

Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on] , Volume: 23 Issue: 3 , Sept. 2000

Page(s): 470 -480

[\[Abstract\]](#) [\[PDF Full-Text \(388 KB\)\]](#) **IEEE JNL**

15 Minimum losses reconfiguration of MV distribution networks through local control of tie-switches

Augugliaro, A.; Dusonchet, L.; Ippolito, M.G.; Sanseverino, E.R.;

Power Delivery, IEEE Transactions on , Volume: 18 Issue: 3 , July 2003

Page(s): 762 -771

[\[Abstract\]](#) [\[PDF Full-Text \(452 KB\)\]](#) **IEEE JNL**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved